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 
Abstract— A small-signal equivalent circuit of 2D-material 
based field-effect transistors is presented. Charge conservation 
and non-reciprocal capacitances have been assumed so the model 
can be used to make reliable predictions at both device and 
circuit levels. In this context, explicit and exact analytical 
expressions of the main radio-frequency figures of merit of these 
devices are given. Moreover, a direct parameter extraction 
methodology is provided based on S-parameter measurements. In 
addition to the intrinsic capacitances, transconductance and 
output conductance, our approach allows extracting the series 
combination of drain/source metal contact and access resistances. 
Accounting for these extrinsic resistances is of upmost 
importance when dealing with low dimensional field-effect 
transistors. 
 
Index Terms—2D-materials, charge conservation, field-effect 
transistor, MMIC, radio-frequency, RF figures of merit, S-
parameters, small-signal. 
 
I. INTRODUCTION 
ESEARCH into 2D-material based field-effect transistors 
(2D-FETs) is propelling the state-of-the-art of digital and 
high-frequency electronics both on rigid and flexible 
substrates [1]–[4]. Ongoing efforts are focused on the 
demonstration of 2D-FETs outperforming the power 
consumption of Si MOSFETs in digital applications and 
2D-FETs working at terahertz frequencies exhibiting power 
gain. In parallel, there is a great deal of interest in developing 
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digital and radio-frequency (RF) optimized transistors on 
flexible substrates [5], [6]. A number of advances in those 
directions have been made in a short time and even a number 
of simple circuits have been demonstrated [7], [8].  
2D-FETs are now operating within the millimeter-wave 
range showing intrinsic cut-off frequencies ranging from tens 
to hundreds of gigahertz, and maximum oscillation 
frequencies up to tens of gigahertz [9]–[11]. Consequently, 
there is a demand for accurate device models for optimizing 
the device operation; benchmarking of device performances 
against other existing technologies; and bridging the gap 
between device and circuit levels. 
In this work, we have developed a small-signal equivalent 
circuit suited to three-terminal 2D-FETs (see Figs. 1-2). The 
model formulation is general and applicable to any 
2D-material such as graphene and 2D-semiconductors. 
Different to other previous models that have been applied to 
2D-FETs [3], [10]–[14], our model is a charge-based 
small-signal model, which implies that charge conservation is 
guaranteed and there is not any unphysical assumption about 
capacitance reciprocity in the capacitive scheme. Based on 
such a small-signal model, we have derived explicit 
expressions for the RF figures of merit (FoMs) with no 
approximations. We have found discrepancies between the 
results obtained from our explicit expressions and results 
obtained from different reported formulas used to evaluate the 
RF FoMs, especially when a 2D-FET is operated in the 
negative differential resistance (NDR) region. Finally, a 
methodology to extract the small-signal parameters from 
S-parameter measurements is proposed. Importantly, we have 
included the series combination of the drain/source contact 
and access resistances to the intrinsic equivalent circuit, which 
could have a dominant role in the electrical behavior of 
2D-FETs. So, our approach allows extracting the source/drain 
resistance without relying on the use of the transfer length 
method (TLM) technique, which would imply the fabrication 
and characterization of devices with different channel lengths 
[15]. To assess the parameter extraction methodology, we 
have fed the extracted parameters into the small-signal model 
and calculated the corresponding S-parameters and RF FoMs. 
These results have been compared with measurements of an 
exemplary RF graphene field-effect transistor (GFET). 
Small-signal model for 2D-material based 
field-effect transistors targeting radio-frequency 
applications: the importance of considering 
non-reciprocal capacitances 
Francisco Pasadas, Wei Wei, Emiliano Pallecchi, Henri Happy and David Jiménez 
R 
10.1109/TED.2017.2749503 2 
II. METHODS 
A. Charge-based small-signal equivalent circuit 
When considering analog and RF electronic applications, the 
FET terminals are polarized with a DC bias over which an AC 
signal is superimposed. The amplitude of the AC signal is 
usually small enough so the I-V characteristic can be  
linearized around the DC bias [16]. This way a non-linear 
device can be treated as a linear circuit with conductance and 
capacitance elements forming a lumped network.  
 
 
Fig. 1 a) Cross section of a three-terminal 2D-material based field-effect 
transistor. A 2D-material sheet plays the role of the active channel. The 
modulation of the carrier population in the channel is achieved via a top-gate 
stack consisting of a dielectric and corresponding metal gate. b) As an 
example of a 2D-FET, a scanning electron microscope (SEM) image of the 
GFET that is considered in section III.B. 
 
 
Fig. 2 a) Meyer-like intrinsic small-signal model for a three-terminal FET. b) 
Charge-based small-signal model suited to 2D-FETs. The equivalent circuit of 
the intrinsic device is framed in blue. The small-signal elements are: gm 
transconductance, gds output conductance and Cgs, Cgd, Csd and Cdg intrinsic 
capacitances. The physical meaning of the elements is explained in [17] for a 
GFET. Rg is the gate resistance and Rd, Rs account for the contact and access 
resistances of the drain and source respectively. 
 
So far, the small-signal equivalent circuits proposed for 
2D-FETs are directly imported from Meyer-like capacitance 
models [3], [10]–[14]. This kind of models can be represented 
with the equivalent circuit shown in Fig. 2a. They assume that 
the intrinsic capacitances of a FET are reciprocal, which is 
unphysical for a three-terminal device, resulting in important 
inaccuracies when RF FoMs are evaluated, as we will later 
show for the case of a GFET. Moreover, these models usually 
do not ensure charge conservation (although there are 
exceptions in the literature), which is of upmost importance 
not only for accurate device modeling and circuit simulation 
[18]–[22], but even more for proper parameter extraction [23]. 
In this paper, we propose, instead, the charge-based small-
signal model shown in Fig. 2b.  
Next, we derive the y-parameters of the intrinsic part of the 
equivalent circuit in Fig. 2b, which is inside the blue frame. 
We have considered such equivalent circuit as a two-port 
network connected in a common source configuration. The 
intrinsic Y-parameters (Yi) can be written as: 
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where ω = 2πf and f is the frequency of the AC signal and 
ports 1 and 2 refer to the gate-source and drain-source ports, 
respectively. 
Consequently, the Z-parameters of the equivalent circuit 
can be expressed as:  
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B. RF performance of 2D-FETs 
Whenever investigating a new technology for electronic 
applications, it is of primary importance to get the figures of 
merit (FoMs) and compare them against the requirements of 
the International Technology Roadmap for Semiconductors 
(ITRS). Considering the target of high frequency electronics, 
the cut-off frequency (fTx) and the maximum oscillation 
frequency (fmax) are the most widely used FoMs. The cut-off 
frequency is defined as the frequency for which the magnitude 
of the small-signal current gain (h21) of the transistor is 
reduced to unity: 
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where the y-parameters entering in (3) come from the 
impedance matrix calculated in (2): 
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On the other hand, the maximum oscillation frequency (fmax) 
is defined as the highest possible frequency for which the 
magnitude of the power gain (U, Mason’s invariant) of the 
transistor is reduced to unity.  
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We have found significant discrepancies between our model 
and other models regarding the evaluation of the RF FoMs. 
The reasons for that are the following: (i) the reported 
expressions have been obtained after assuming a small-signal 
equivalent circuit based on the Meyer-like capacitance 
approach (which always assume capacitance reciprocity), 
10.1109/TED.2017.2749503 3 
similar as the one depicted in Fig. 2a; and (ii) approximations 
usually made for conventional technologies as, for example, if 
the transistor is working in the saturation region, then, the 
drain edge of the device is depleted of mobile charge carriers, 
so Cgd can be neglected with respect to Cgs. So, in order to 
keep the accuracy in evaluating the FoMs to the highest level, 
we have obtained new explicit expressions with no 
approximations to compute the RF FoMs based on the 
equivalent circuit presented in Fig. 2b. In doing so, the 
definitions of both fTx and fmax given by (3) and (5) have been 
applied to obtain (7) and (9), respectively. Explicit expressions 
for the intrinsic RF FoMs have also been provided in (6) and 
(8), respectively, considering Rs = Rd = 0. 
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C. Parameter extraction methodology 
A method for extracting small-signal parameters from 
S-parameter measurements has been reported for a charge-
based model in the context of silicon technology [24]. 
However, it assumes that the metal contact and access 
resistances can be neglected, which is not the case in 2D-
FETs, so this methodology cannot be directly applied without 
introducing large errors. The issue is that the common de-
embedding procedures does not allow extracting those 
resistances [10], [25]–[29]. Instead, they should be extracted 
apart; for instance, by using the TLM. 
The most common de-embedding procedure consists of 
applying “open” and “short” structures to identical layouts, 
one excluding the 2D-channel, so to remove the effect of the 
probing pads, metal interconnections, including the parasitic 
capacitances and parasitic inductances. Since the effect of the 
2D-channel cannot be removed by the de-embedding process, 
the parasitic resistance extracted by this method do not include 
either the metal contact resistance or the access resistance 
[12]. Consequently, they should be included as a part of the 
small-signal equivalent circuit. It is worth noting that such a 
methodology proposed here is suitable for any FET with high 
contact and/or access resistances that could not be extracted 
separately. 
In doing so, we have included the effect of them in the 
parameter extraction methodology, so they can be extracted 
together with the rest of intrinsic parameters from S-parameter 
measurements. The contact resistance with a 2D-material is 
currently an important bottleneck, together with the lack of 
perfect current saturation, hampering the realization of power 
gain at terahertz frequencies [30]–[32]. On the other hand, in 
many embodiments of the 2D-transistor an ungated area exists 
between the drain/source metal and the channel under the gate 
resulting in additional access resistance, which should be 
considered. 
So, a suitable parameter extraction method should be as the 
one described in the following steps: 
1) Apply “open” and “short” structures to identical 
device under test’s layouts, one excluding the 2D-channel, in 
order to remove the effect of the probing pads including the 
parasitic capacitances and parasitic inductances [10], [25]–[29]. 
2) Extract the series combination of the metal contact 
and access resistances using equation (10), where we have 
assumed that both drain and source resistances are the same, 
namely: Rs = Rd = Rc. Other possibility to estimate these 
extrinsic resistances is relying on the TLM, which is the most 
common procedure. 
3) Direct application of the equations (11)-(17) to 
obtain the transconductance (gm), output conductance (gds), 
gate resistance (Rg) and the intrinsic capacitances (Cgs, Cgd, 
Cdg, Csd). These expressions have been derived with no 
approximations.  
As a matter of convenience we have expressed equations 
(10)-(17) in terms of the Z-parameters instead of S-parameters 
that we had announced. The equivalence between both kind of 
parameters is well known and can be found in [33]. It is 
important to highlight that the extraction approach 
above-mentioned allows to get the small-signal parameters at 
any arbitrary bias. This is in contrast to the extraction method 
reported in [12] that requires biasing the GFET at the 
minimum conductivity to extract the intrinsic capacitances. 
So, this procedure is fine when the model is operated close to 
the Dirac voltage, but discrepancies could arise far from this 
bias point according to the bias dependence of such intrinsic 
capacitances observed in Fig. 3c. 
III. RESULTS AND DISCUSSION 
A. Assessment of the RF performance calculation of GFETs 
In order to assess the new expressions (7) and (9) to estimate 
the RF FoMs, we have obtained the small-signal parameters of 
a prototype GFET described in Table I from the large-signal 
model presented in [17], [34]. The gate bias dependence of the 
transconductance and output conductance is depicted in Figs. 
3a-b and 4a-b, for a drain bias VDS = 0.5 V and VDS = 3 V, 
respectively, the latter representative of the GFET biased in 
the NDR region. The intrinsic capacitances for VDS = 0.5 V are 
shown in Fig. 3c. We have calculated fTx and fmax using 
different expressions found in the literature, specifically the 
ones provided in [10], [13], [35]–[37]. Results are presented in 
Figs. 3d-e and 4c-d. 
 
TABLE I. INPUT PARAMETERS OF A PROTOTYPE GFET                                
(LARGE-SIGNAL MODEL PRESENTED IN [17])  
Input 
parameter 
Value 
Input 
parameter 
Value 
    
T 300 K L 1 µm 
µ 2000 cm2/Vs W 10 µm 
Vgs0 0 V Lt 12 nm 
Δ 0.08 eV εtop 9 
Rs, Rd 200 Ω·µm Rg 5 Ω·µm 
    
 
Both fTx and fmax expressions from [10], [35], [37] can 
largely underestimate or overestimate the values depending on 
the gate voltage overdrive. However, results from [36] are far 
and, in particular, for VDS = 3 V there is a gate bias region 
where the fTx and fmax expression results in imaginary or real 
negative values. Regarding fmax evaluation we have assessed 
the case where a GFET is operated in its NDR region, which is 
a feature of  interest in many applications [37]–[42]. As 
suggested in Fig. 4d, there is no expression found in the 
literature which gives a positive real estimation within this 
gate bias range. The model we are proposing is an exception, 
delivering results that are not imaginary or real negative. 
Moreover, we have calculated the RF FoMs assuming a 
Meyer-like model as the one depicted in Fig. 2a, by enforcing 
Cdg = Cgd and Csd = 0 in equations (7) and (9). This has been 
done for the sake of highlighting the differences with the 
charge-based model. Results have been plotted in Figs. 3d-e 
and 4c-d (yellow lines). Especially in Fig.4c we can realize on 
the importance of assuming a charge-based model and 
consistently estimating the RF FoMs in accordance to it. In 
addition, for the sake of sensitivity evaluation, the partial 
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derivatives of fTx with respect to the extrinsic elements have 
been calculated for the DUT at VDS = 0.5 V. Specifically, 
∂fTx/∂Rd can be up to ~0.13 GHz/Ω while ∂fTx/∂Rs ~0.07 
GHz/Ω. 
 
 
Fig. 3 Gate bias dependence of the small-signal parameters and RF FoMs of 
the GFET described in Table I for a drain bias VDS = 0.5 V. The closed circles 
represent the absolute value of the frequency, where the calculated values are 
real negative or imaginary. a) Intrinsic (gm) and extrinsic (gm,e) 
transconductance; b) intrinsic (gds) and extrinsic (gds,e) output conductance; c) 
intrinsic capacitances (Cgd, Cgs, Cdg, Csd); d) cut-off frequency (fTx); and e) 
maximum oscillation frequency (fmax). 
 
Fig. 4 Gate bias dependence of the small-signal parameters and RF FoMs of 
the GFET described in Table I for a drain bias VDS = 3 V. The closed circles 
represent the absolute value of the frequency, where the calculated values are 
real negative or imaginary. a) Intrinsic (gm) and extrinsic (gm,e) 
transconductance; b) intrinsic (gds) and extrinsic (gds,e) output conductance. 
Notice that there is a region of negative differential resistance (NDR) in the 
range of VGS = [1.05 – 2.7] V; c) cut-off frequency (fTx); and d) maximum 
oscillation frequency (fmax). 
B. Extracting the small-signal parameters of a GFET 
To assess the proposed parameter extraction method, a state-
of-the-art GFET has been characterized in both DC and RF. A 
SEM image of the GFET (W = 12 µm, L = 100 nm) is shown 
in Fig. 1b and its fabrication process has been described in [43]. 
 
Fig. 5 Topology of the small-signal equivalent circuit of the microwave GFET 
under test including extrinsic elements. The intrinsic part could be either of 
the networks depicted in Fig. 2 depending on the capacitance model considered. 
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TABLE II. EXTRACTED EXTRINSIC ELEMENTS OF THE GFET DESCRIBED IN 
[43] AFTER DE-EMBEDDING 
(VGS,e = 0.2 V and VDS,e = 1 V) 
Element Value Element Value 
    
Rg,ext 42 Ω Cpgs 12 fF 
Rd,ext 110 Ω Cpds  12 fF 
Rs,ext 110 Ω Lg,ext = Ld,ext 0 nH 
    
 
TABLE III. EXTRACTED SMALL-SIGNAL PARAMETERS OF THE CHARGE-BASED 
MODEL FOR THE EXEMPLARY GFET FROM [43]  
(VGS,e = 0.2 V and VDS,e = 1 V) 
Element Value Element Value 
    
Cgs 6.5 fF gm 1.55 mS 
Cgd 9.5 fF gds -6.5 mS 
Cdg 10.5 fF Rg 0.5 Ω 
Csd -3.5 fF Rd = Rs 215 Ω 
    
 
The high-frequency performance of the GFET was 
characterized using a Vector Network Analyzer (Agilent, 
E8361A) under ambient conditions in the frequency range of 
0.25 – 45 GHz. A common calibration procedure of line-
reflect-reflect-match was performed before measurements. 
Fig. 5 shows the topology of the small-signal equivalent 
circuit for the microwave GFET under test including the 
extrinsic elements. Those elements represent the contributions 
arising from the interconnections between the device and the 
outside. The de-embedding procedure was implemented to 
subtract the unwanted contribution of such an extrinsic 
network, as described in [28], [29], [44]. The values of the 
extrinsic elements of the DUT are given in Table II. However, 
the effect of the series combination of the drain/source contact 
and access resistances could not be de-embedded by the open 
and short test structures. Following the extraction method 
described in section II.C, the intrinsic small-signal parameters 
have been obtained and summarized in Table III. We have 
checked that the extracted parameters are insensitive to the 
frequency selected for getting the S-parameters. Also notice 
that, due to the non-reciprocity, Cdg and Cgd are different. 
Besides, measured and modeled S-parameters at VGS,e = 0.2 V 
and VDS,e = 1 V plotted together in Fig. 6 are in good 
agreement. For the sake of completeness, the bias dependence 
of the extracted model parameters, as well as the 
corresponding RF FoMs of the GFET, can be found in the 
appendix. 
The extracted value of the series resistance                         
Rc = Rs = Rd = 215 Ω is in good agreement with the average 
contact resistance reported (around 2200 Ω·µm) for the 
devices fabricated in [43]. Notice the importance of 
considering the extraction of these non-negligible resistances 
after the de-embedding procedure when modeling 2D-FETs. 
On the other hand, we can calculate the extrinsic 
transconductance (gm,e) and the extrinsic output conductance 
(gds,e) as following [45]: 
 
 
,
,
,
,
1
1
DS m
m e
GS e m s ds s d
DS ds
ds e
DS e m s ds s d
I g
g
V g R g R R
I g
g
V g R g R R

 
   

 
   
   (18) 
In [43], a gm,e of ~ -100 µS/µm and a gds,e of ~ 370 µS/µm 
were reported at VGS,e = 0.2 V and VDS,e = 1 V. They were 
extracted from the DC transfer characteristics (IDS vs. VGS,e 
curve) and from the output characteristics (IDS vs. VDS,e curve), 
respectively. These values are in good agreement with the 
ones calculated by equation (18), using the parameters in 
Table III, which have been obtained following the parameter 
extraction methodology explained before. 
 
 
Fig. 6 S-parameter measurements (circles) and simulations (lines) for the 
applied bias VGS,e = 0.2 V and VDS,e = 1 V. 
 
Fig. 7 Radio-frequency performance of the GFET characterized in Fig. 6  
(VGS,e = 0.2 V and VDS,e = 1 V) with parameters listed in Table III. Measured 
(symbols) and simulated (solid line) small-signal current gain (|h21|) and 
Mason’s invariant (U) plotted versus frequency.  
 
TABLE IV. ESTIMATION OF THE RF FOMS OF THE GFET FROM [43]  
(imaginary values are written in italic style) 
 fTx [GHz] fmax [GHz] 
   
This work 11.92 8.59 
Ref. [10] -11.02 4.65 
Ref. [13] 13.69 6.75 
Ref. [35] -11.02 -16.04 
Ref. [36] -11.89 315.65 
Ref. [37] -11.02 -25.45 
   
 
Finally, Fig. 7 shows the experimental current gain (|h21|) 
and Mason’s invariant (U), both obtained from the S-
parameter measurements depicted in Fig. 6, compared to the 
simulated ones obtained from the small-signal model. Both fTx 
and fmax coming from different approaches have been 
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calculated using the extracted parameters listed in Table III. 
They have been summarized in Table IV, showing a large 
dispersion of values, being the values from (7) and (9) the 
more accurate prediction. Notice that, because of the negative 
intrinsic output conductance, many reported formulas give real 
negative or imaginary values. 
IV. CONCLUSIONS 
A small-signal model for three-terminal 2D-FETs has been 
presented. The model formulation is universally valid for 
2D-materials such as graphene and 2D-semiconductors. Two 
main features must be highlighted: (i) the small-signal model 
guarantees charge conservation and takes into account non-
reciprocal capacitances and (ii) the metal contact and access 
resistances have been included in the parameter extraction 
methodology because of the impossibility of removing their 
effect from a de-embedding procedure.  
Explicit and exact expressions for both cut-off and 
maximum oscillation frequency have been provided consistent 
with the charge-based small-signal model with no 
approximations. Such expressions have been compared with 
others found in the literature. We have found noticeable 
discrepancies among them when applied to GFETs, especially 
when the transistor is operated in the NDR region. 
An approach to extract the small-signal parameters 
(transconductance, output conductance and intrinsic 
capacitances) and gate resistance from S-parameter 
measurements has been proposed. Additionally, direct 
extraction method of the series combination of the metal 
contact and access resistances from S-parameter 
measurements has also been provided. The extraction 
approach has been assessed against S-parameter 
measurements of a GFET in the RF regime, showing good 
agreement. 
 
 
Fig. 8 Bias dependence of the extracted transconductance, output conductance 
and series combination of the contact and access resistance with the external 
gate bias for a fixed VDS,e = 1 V. 
 
A charge-based small-signal model is important not only to 
ensure the model accuracy to predict the figures of merit but 
also to guarantee the compatibility with physics-based large-
signal models. Moreover, charge conservation could also be 
critical when a large-signal model is assembled building up on 
small-signal models, in form of tables containing values of 
drain current and of small-signal parameters for many 
combinations of bias voltages. Such a model is the so-called 
table look-up model. Then, by using interpolation functions 
the values for points in between could be computed. 
APPENDIX 
In order to examine the bias dependence of the RF FoMs, we 
have extracted the small-signal parameters of the DUT 
introduced in section III.B for an external gate bias VGS,e 
ranging from 0 to 0.5 V while keeping a constant external 
drain bias of VDS,e = 1V. The results have been shown in Figs. 
8-9. With this information, the bias dependence of the RF 
FoMs can be calculated using equations (7) and (9), and the 
result has been plotted in Fig. 10. 
 
 
Fig. 9 Bias dependence of the extracted intrinsic capacitances with the 
external gate bias for a fixed VDS,e = 1 V. 
 
 
Fig. 10 Bias dependence of the RF figures of merit with the external gate bias 
for a fixed VDS,e = 1 V. 
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